

### **GEORGIA TECH INFORMATION SECURITY CENTER**

Safeguarding Digital Infomation Through Innovative Research and Education

# Attacks and Defenses for Intel SGX

### Taesoo Kim



## About Myself



- 03-09: B.S. from KAIST in CS/EE
- 09-11: S.M. from MIT in CS
- 11-14: Ph.D. from MIT in CS
- 14- : Assistant Professor at Gatech

### **Research interests:**

Operating Systems, Systems Security, Bug Finding, etc

https://taesoo.kim/

### Systems Software & Security Lab

We build practical systems with focuses on security, performance, robustness, or often just for fun. Our research projects have been published in top academic conferences, and have made great impacts on real programs, such as Firefox, Android, and the Linux kernel, that you might be using every day. If you are interested in hacking with us, please drop us an email via <sslab@cc.gatech.edu>.

In particular, we have one or two openings for postdocs and two positions for PhDs in this coming 2018 Fall.

### News (all/18/17/16/15/14)

- [08/15/2018] QSYM got a Distinguished Paper Award at USENIX Security'18!
- [08/12/2018] DEFKOR00T won DEF CON CTF 2018!!
- [07/24/2018] uCFI is accepted to CCS 2018!
- [05/02/2018] QSYM and RTAG are accepted to USENIX Security!
- [04/18/2018] eCS is accepted to ATC'18
- [03/10/2018] Kaleidoscope accepted at the EuroSys Doctoral Workshop
- [02/07/2018] Steffen got the best poster award at the KAUST OBD Workshop!
- [01/22/2018] Solros and Ordo are accepted to EuroSys'18!
- [11/27/2017] Deadline is accepted to S&P'18!
- [11/14/2017] LATR is accepted to ASPLOS'18
- [11/11/2017] Insu has been selected as one of finalists for the MSR PhD fellowsh
- [11/03/2017] Gift by Intel to support our SGX research (\$90K)!
- [09/20/2017] SGX-Bomb is accepted to SysTEX'17!
- [08/02/2017] RAIN, OSSPolice and OS for Fuzzing are accepted to CCS 2017!
- [08/01/2017] SAMSUNG Global Research Outreach (GRO) 2017 Awarded
- [07/25/2017] AVPASS is on DARK Reading 1/2/3 and WIRED
- [05/11/2017] PlatPal, PITTYPAT, Branch Shadowing Attack, and Dark ROP are a
- [05/04/2017] AVPASS is accepted to Black Hat USA 2017
- [05/03/2017] Gift by Mozilla to support our research on fuzzing (\$60K)!
- [04/24/2017] Mosaic has won the best student paper award at EuroSys'17!

**Group Leaders** 







Taesoo Kim

Sangho Lee (w/ Wenke Lee)

Hong Hu (w/ Wenke Lee



















Ming-Wei Shih



















Chanil Jeor





Insu Yun





## Our Group's Research Interests

### • Bug finding:

e.g., static analysis, fuzzing, symbolic execution, etc.

### • System security:

e.g., system updates, Intel SGX, sandboxing, etc.

### • System scalability:

e.g., file system, graph processing, scalable lock, etc.

# Our Group's Research Interests

(> 300 bugs in Linux, Firefox, OpenSSL, etc.)

### CVEs

We frequently report and fix security-critical vulnerabilities that we find as a byproduct of our research. Some of bugs that have an explicitly assigned CVE or references are listed here:

Date	Description	Ref.	
2018/07/27	Linux HFS+ memory corruption (link)	CVE-2018-14617	
2018/07/27	Linux F2FS memory corruptions (link, link, link)	CVE-2018-14614,14615,14616	
2018/07/27	Linux Btrfs memory corruptions (link, link, link, link, link)	CVE-2018- 14609,14610,14611,14612,14613	
2018/07/16	Linux ext4 memory corruptions (link, link, link, link, link)	CVE-2018- 10879,10880,10881,10882,10883	
2018/07/16	Linux ext4 memory corruptions (link, link, link, link)	CVE-2018- 10840,10876,10877,10878	
2018/07/03	Linux F2FS memory corruptions (link, link, link, link, link)	CVE-2018- 13096,13097,13098,13099,13100	
2018/07/03	Linux XFS memory corruption (link, link, link)	CVE-2018-13093,13094,13095	
2018/04/24	Linux XFS memory corruptions (link, link)	CVE-2018-10322,10323	
2018/04/01	Linux ext4 memory corruptions (link, link, link, link)	CVE-2018-1092,1093,1094,1095	
2017/11/30	FFmpeg out-of-bound read in gmc_mmx (link)	CVE-2017-17081	

### https://gts3.org/pages/cves.html 5

## DEFKOR00T: Won DEF CON CTF'18 (DEFKOR + R00tmentary)



(ROOtmentary)



### **GEORGIA TECH INFORMATION SECURITY CENTER**

Safeguarding Digital Infomation Through Innovative Research and Education

# Attacks and Defenses for Intel SGX

### Taesoo Kim



## The Team











### Disclaimer

### https://software.intel.com/en-us/sgx/academic-research



## Outline

- Threat model / assumption
- Traditional attack vectors
- New attack vectors
- On-going approaches
- Summary

## Outline

- Threat model / assumption
- Traditional attack vectors
  - Cache-based side channel
  - Memory safety
  - Weak mitigation techniques (e.g., ASLR)
  - Uninitialized padding in EDL
- New attack vectors
- On-going approaches
- Summary

## Outline

- Threat model / assumption
- Traditional attack vectors
- New attack vectors
  - Page table attack
  - Branch shadowing attack
  - Rowhammer against SGX
  - L1 terminal fault against SGX (i.e., Foreshadow)
- On-going approaches
- Summary

## Revisited: Intel SGX 101

- "Practical" TEE implementation by Intel
- Extending x86 Instruction Set Architecture (ISA)
  - Native performance
  - Compatible to x86
  - Commodity (i.e., cheap)









Lenovo T560

Dell OptiPlex 5040

Supermicro Server

### Revisited: SGX for Cloud

(	(intel)	Application (untrusted)	
	Skylake CPU	Operating System (untrusted)	
		Cloud provid	er (untrusted)

### Revisited: SGX for Cloud



## Revisited: SGX for Cloud (Isolation)



# Revisited: SGX for Cloud (Remote attestation)



# Revisited: SGX for Cloud (Remote attestation)



## SGX Ecosystem for Attackers



: Trusted components (i.e., where we should attack)



: Attacker's capabilities (i.e., what attackers can do)



## Our Initial Interests as Attacker

Attacking applications running on enclaves Not interesting (i.e., breaking their isolation and confidentiality) (unknown, not popular) with the capabilities of the cloud provider EPID developer înte Data Code Enclave 1 Application (untrusted) Operating System (untrusted) 1 kylake CPU Cloud provider (untrusted intel Client Not interesting (non technical issues)

## Summary: Intel SGX 101

- Two important design goals:
  - Performance (i.e., native speed, multithread)
  - General purpose (i.e., x86 ISA)
- Two important security primitives:
  - Isolated execution  $\rightarrow$  confidentiality, integrity
  - Remote attestation  $\rightarrow$  integrity

### Isolated Execution

- Protect enclaves from untrusted privilege software
- Small attack surface (TCB: App + CPU)



### Isolated Execution

- Protect enclaves from untrusted privilege software
- Small attack surface (TCB: App + CPU)



# SGX's Threat Model (very strong!)

- All except the core package can be malicious
  - Device, firmware, ...
  - Operating systems, hypervisor ...
- DoS (availability) is naturally out of concern
- Intel excludes cache-based side-channel (due to performance)

# What if Enclave is Compromised?

- Leak sensitive information
- Prevent attackers from being audited/analyzed
- Permanently parasite to the enclave program



## What if Enclave is Compromised?

Leak sensitive information

Due to 1) its strong threat model and 2) consequences of compromises, developing a secure enclave program is *much more difficult* than a typical program!



### **Demonstrated Post Exploitation**

- Dumping confidential data
  - e.g., memcpy(non-enclave region, enclave, size)
- Permanent parasite
  - e.g., MiTM on the remote attestation
- Breaking ecosystem
  - e.g., leaking attestation keys for Quoting enclaves

clave

usted

hene.

Hacking in Darkness: Return-oriented Programming against Secure Enclayes

Jaehyuk Lee<sup>†</sup> Jinsoo Jang<sup>†</sup> Yeongjin Jang<sup>\*</sup> Nohyun Kwak<sup>\*</sup> Yeseul Choi<sup>†</sup> Changho Choi<sup>\*</sup> Taesoo Kim<sup>\*</sup> Marcus Peinado<sup>'</sup> Brent Byunghoon Kang<sup>\*</sup>

> <sup>°</sup>KAIST \*Georgia Institute of Technology

Abstract

Intel Software Guard Extensions (SGX) is a hardwarebased Trusted Execution Environment (TEE) that is widely seen as a promising solution to traditional security. threats. While SGX promises strong protection to bugfree software, decades of experience show that we have to expect vulnerabilities in any non-trivial application. In a traditional environment, such vulnerabilities often allow attackers to take complete control of vulnerable systems. Efforts to evaluate the security of SGX have focused on

The consequences of Dark-ROP are alarming; the attacker can completely breach the enclave's memory protections and trick the SGX hardware into disclosing the enclave's encryption keys and producing measurement reports that defeat remote attestation. This result strongly tradi-

<sup>†</sup>Microsoft Research

suggests that/ tional securi developmen computing h Haven).



### FORESHADOW: Extracting the Keys to the Intel SGX Kingdom with **Transient Out-of-Order Execution**

Jo Van Bulck<sup>1</sup>, Marina Minkin<sup>2</sup>, Ofir Weisse<sup>3</sup>, Daniel Genkin<sup>3</sup>, Baris Kasikci<sup>3</sup>, Frank Piessens<sup>1</sup>, Mark Silberstein<sup>2</sup>, Thomas F. Wenisch<sup>3</sup>, Yuval Yarom<sup>4</sup>, and Raoul Strackx<sup>1</sup>

<sup>1</sup>imec-DistriNet, KU Leuven, <sup>2</sup>Technion, <sup>3</sup>University of Michigan, <sup>4</sup>University of Adelaide and Data61

tentially mali

### Abstract

Trusted execution environments, and particularly the Software Guard eXtensions (SGX) included in recent Intel x86 processors, gained significant traction in recent years. A long track of research papers, and increasingly also realworld industry applications, take advantage of the strong handware anforced confidentiality and into

distrusting enclaves with a minimal Trusted Computing Base (TCB) that includes only the processor package and microcode. Enclave-private CPU and memory state is exclusively accessible to the code running inside it, and remains explicitly out of reach of all other enclaves and software runnig

**SEC'18** 

## Thinking of SGX Usages



## Traditional Attack Vectors

- Cache-based side channel
- Memory safety
- Weak mitigation techniques
- Uninitialized padding in EDL

### Traditional Attack Vectors

- Cache-based side channel
  - $\rightarrow$  e.g., inferring a private key
- Memory safety
  - $\rightarrow$  e.g., control flow hijacking
- Weak mitigation techniques
  - $\rightarrow$  e.g., breaking ALSR
- Uninitialized padding in EDL
  - $\rightarrow$  e.g., leaking security sensitive information

### Cache-based Side-channel Attacks

CacheZoom: How SGX Amplifies The Power of Cache Attacks

arXiv'17

Ahmad Moghimi, Gorka Irazoqui, and Thomas Eisenbarth

mui

Worcester {amogh

Abstract. In mode commonly shared, a can cause privacy forced. Intel propos within the processo

> 24 Feb 201 Side-c tion of S depender execution <u>C</u>R quently, ing coun widely a side cha



Ferdinand Brasser<sup>1</sup>, Urs Müller<sup>2</sup>, Alexandra Dmitrienko<sup>2</sup>, Kari Kostiainen<sup>2</sup>, Srdjan Capkun<sup>2</sup>, and

201

Ahmad-Reza Sadeghi<sup>1</sup>

### Cache Attacks on Intel SGX

**WOOT'17** 

Johannes Götzfried FAU Erlangen-Nuremberg johannes.goetzfried @cs.fau.de

Moritz Eckert FAU Erlangen-Nuremberg monitz ockort@tau.do

Sebastian Schinzel FH Münster schinzel@fh-muenster

EuroSec'17

arXiv'17

### ABSTRACT

For the first time, we practical SGX enclaves are vulnerable aga As a case study, we present an a attack on AES when running in Using Neve and Seifert's elimination cache probing mechanism relying to extract the AES secret key i investigating 480 encrypted blos implementation on attack is base

### Malware Guard Extension: Using SGX to Conceal Cache Attacks (Extended Version)

Michael Schwarz Graz University of Technology Email: michael.schwarz@iaik.tugraz.at

Samuel Weiser Graz University of Technology Email: samuel.weiser@iaik.tugraz.at

Daniel Gr Graz University of Email: daniel.gruss@

Clémentine Maurice Graz University of Technology Email: clementine.maurice@iaik.tugraz.at

Stefan Mangard Graz University of Technology Email: stefan.mangard@iaik.tugraz.at

### Cache-based Side-channel Attacks

CacheZoom: How SGX Amplifies The Power of Cache Attacks

Cache attacks are possible and often, makes it "easier" to launch the attack due to its strong threat model (e.g., using PMC) → Known defenses (e.g., coloring ...)

201



### ABSTRACT

For the first time, we practical SGX enclaves are vulnerable agy As a case study, we present an attack on AES when running in Using Neve and Seifert's elimins cache probing mechanism relying to extract the AES secret key i investigating 480 encrypted bloc benchmerters at attach benchmerter

### Using SGX to Conceal Cache Attacks (Extended Version)

Michael Schwarz Graz University of Technology Email: michael.schwarz@iaik.tugraz.at

Clémentine Maurice

Graz University of Technology

Email: clementine.maurice@iaik.tugraz.at

Samuel Weiser Graz University of Technology Email: samuel.weiser@iaik.tugraz.at Daniel Gr Graz University of Email: daniel.gruss@

Stefan Mangard Graz University of Technology Email: stefan.mangard@iaik.tugraz.at

### CS101: Cache Structure





### CS101: Cache





### CS101: Cache





### CS101: Cache



Which cacheline do we have to keep/evict (policy)? How to organize cacheline (structure)?
#### Basic Idea: Cache Side-channel



#### Real Attack: AES?

{SubBytes + ShiftRows + MixColumns + AddRoundKeys} x {10, 12, 14}



Monitoring cacheline access of Lookup Table!

#### Known Attack Demonstrations

- Known cache-based side channel attacks:
  - 2003 DES by Tsunoo et al. (with 226.0 samples)
  - 2005 AES by Bernstein et al. (with 218.9 samples)
  - 2005 RSA by Percival et al. (-)
  - ...
  - 2011 AES by Gullasch et al. (with 26.6 samples)
  - ...
  - 2017 AES by Ahmad et al. (with 10 samples against SGX)

#### Cache Side-channel (in Cloud)







#### Cache Side-channel against SGX



### Thinking of SGX Adversaries: SGX Makes Cache Attack Fasier

- Accurate intervention (i.e., scheduling/exception)
- Controlled environment (i.e., OS, hyperthread)
- Rich information available (e.g., physical mapping, PMC)

#### CacheZoom: How SGX Amplifies The Power of Cache Attacks

Ahmad Moghimi, Gorka Irazoqui, and Thomas Eisenbarth

Worcester Polytechnic Institute, Worcester, MA, USA {amoghimi,girazoki,teisenbarth}@wpi.edu

Abstract. In modern computing environment commonly shared, and parallel computati can cause privacy and security problems forced. Intel proposed SGX to create a t



#### Software Grand Exposure: SGX Cache Attacks Are Practical

Ferdinand Brasser<sup>1</sup>, Urs Müller<sup>2</sup>, Alexandra Dmitrienko<sup>2</sup>, Kari Kostiainen<sup>2</sup>, Srdjan Capkun<sup>2</sup>, and Ahmad-Reza Sadeghi<sup>1</sup>

> <sup>1</sup>System Security Lab, Technische Universität Darmstadt, Germany {ferdinand.brasser,ahmad.sadeghi}@trust.tu-darmstadt.de

<sup>2</sup>Institute of Information Security, ETH Zurich, Switzerland muurs@student.ethz.ch, {alexandra.dmitrienko,kari.kostiainen,srdjan.capkun}@inf.ethz.ch

security. The

#### Abstract

Side-channel information leakage is a known limitation of SGX. Researchers have demonstrated that secretdependent information can be extracted from enclave execution through page-fault access patterns. Consequently, various recent research efforts are actively seeking countermeasures to SGX side-channel attacks. It is widely assumed that SGX may be vulnerable to other side channels, such as cache access pattern monitoring,

that can issue remotely verifiable attestation statements on enclave software configuration. These SGX mechanisms (isolation.

ment of application WOOT cloud computin

can be outsourced to an external comp ture without having to fully trust the cloud provider and the entire software stack.1

within the processor. SGX relies on the hardware, and claims runtime

### Cache Attack is Practical Concern?

- Yes or no, depending on contexts and applications.
  - Think first: why considering SGX? on cloud?
- Performance (= cache) vs. potential risks!
- SGX can make the cache attack harder too
  - By leveraging isolation / randomization (security by obscurity practical)

 $\rightarrow$  Intel explicitly noted that it's better to be addressed in SW (if you wish) rather than HW (by default).

#### Breaking Remote Attestation via Cache-based Side-channel Attacks

#### CacheQuote: Efficiently Recovering Long-term Secrets of SGX EPID via Cache Attacks

Fergus Dall<sup>1</sup>, Gabrielle De Micheli<sup>2</sup>, Thomas Eisenbarth<sup>3,4</sup>, Daniel Genkin<sup>2,5</sup>, Nadia Heninger<sup>2</sup>, Ahmad Moghimi<sup>4</sup> and Yuval Yarom<sup>1,6</sup>

> <sup>1</sup> University of Adelaide fergus@beware.dropbear.id.au,yval@cs.adelaide.edu.au <sup>2</sup> University of Pennsylvania {gmicheli,danielg3,nadiah}@cis.upenn.edu <sup>3</sup> University of Lübeck thomas.eisenbarth@uni=luebeck.de <sup>4</sup> Worcester Polytechnic Institute amoghimi@wpi.edu <sup>5</sup> University of Maryland <sup>6</sup> Data61

Abstract. Intel Software Guard Extensions (SGX) allows users to perform secure computation on platforms that run untrusted software. To validate that the computation is correctly initialized and that it executes on trusted hardware, SGX supports attestation providers that can vouch for the user's computation. Commuthese attestation providers is based on the Extended Privacy ID (EP)

#### Defense: Cache Attacks

- Cache oblivious implementation of crypto algos
- Fine-grained code/data randomization
- Mitigating via contiguous monitoring (e.g., Varys)
- Looking for better HW-based solutions! (e.g., partitioning/coloring)

#### Varys

Protecting SGX Enclaves From Practical Side-Channel Attacks

Oleksii Oleksenko<sup>†</sup>, Bohdan Trach<sup>†</sup>, Robert Krahn<sup>†</sup>, Andre Martin<sup>†</sup>, Christof Fetzer<sup>†</sup>, Mark Silberstein<sup>‡</sup> <sup>†</sup>TU Dresden, <sup>‡</sup>Technion

ample,

levels

by slov

#### Abstract

Numerous recent works have experimentally shown that Intel Software Guard Extensions (SGX) are vulnerable to cache timing and page table side-channel attacks which could be used to circumvent the data confidentiality guarantees provided by SGX. Existing mechanisms that protect against these attacks either incur high execution costs, are ineffective against certain attack variants, or require significant code modifications. cludes side channels from the SGX threat model, SCAs effectively circumvent the SGX confidentiality guarantees and impede SGX adoption in many real-world scenarios. More crucially, a privileged adversary against SGX can mount much more powerful SCAs compared to the unprivileged

ATC'18

#### Sanctum: Minimal Hardware Extensions for Strong Software Isolation

Victor Costan, Ilia Lebedev, and Srinivas Devadas victor@costan.us, ilebedev@mit.edu, devadas@mit.edu MIT CSAIL

#### Abstract

Sanctum offers the same promise as Intel's Software Guard Extensions (SGX), namely strong provable isolation of software modules running concurrently and sharing resources, but protects against an important class of additional software attacks that infer private information from a program's memory access patterns. Sanctum shuns unnecessary complexity, leading to a simpler security analysis. We follow a principled approach to eliminating entire, attack surfaces through isolation, rather than formal verification effort [26] spent 20 man-years to cover 9,000 lines of code.

Given Linux and Xen's history of vulnerabilities and uncertain prospects for formal verification, a prudent system designer cannot include either in a TCB (trusted computing base) and must look alexabers for a software

isolation n Fortun: [5, 36] ha ing software

SEC'16

#### Traditional Attack Vectors

- Cache-based side channel
  - $\rightarrow$  e.g., inferring a private key
- Memory safety
  - $\rightarrow$  e.g., control flow hijacking
- Weak mitigation techniques
  - $\rightarrow$  e.g., breaking ALSR
- Uninitialized padding in EDL
  - $\rightarrow$  e.g., leaking security sensitive information

#### Memory Safety Issues

- SGX is not free from memory safety issues
- Current ecosystem is built on memory unsafe lang.

Hacking in Darkness: Return-oriented Programming against Secure Enclaves

Jaehyuk Lee<sup>†</sup> Jinsoo Jang<sup>†</sup> Yeongjin Jang<sup>\*</sup> Nohyun Kwak<sup>†</sup> Yeseul Choi<sup>†</sup> Changho Choi<sup>†</sup> Taesoo Kim<sup>\*</sup> Marcus Peinado<sup>′</sup> Brent Byunghoon Kang<sup>†</sup>

°KAIST \*G

\*Georgia Institute of Technology Microsoft Research

#### Abstract

Intel Software Guard Extensions (SGX) is a hardwarebased Trusted Execution Environment (TEE) that is widely seen as a prunising solution to traditional security threats. While SGX promises strong protection to bug-

tree soft to ext a tra attac Efforts bow that we have application. In es often allow states efforts bow that we have application. In es often allow states efforts The consequences of Dark-ROP are alarming; the attacker can completely breach the enclave's memory protections and trick the SGX hardware into disclosing the enclave's encryption keys and producing measurement reports that defeat remote attestation. This result strongly suggests that SGX research should focus more on traditional security mitigations rather than on making enclave development more conventient by expanding the trusted computing hase and the attack surface (e.g., Graphene, Haven).

#### The Guard's Dilemma: Efficient Code-Reuse Attacks Against Intel SGX

Andrea Biondo, Mauro Conti University of Padua, Italy Lucas Davi University of Duisburg-Essen, Germany

Tommaso Frassetto, Ahmad-Reza Sadeghi TU Darmstadt, Germany

legac

SGX

Forn

legac

#### Abstract

Intel Software Guard Extensions (SGX) isolate securitycritical code inside a protected memory area called enclave. Previous research on SGX has demonstrated that memory corruption vulnerabilities within enclave code can be exploited to extract secret keys and bypass remote attestation. However, these attacks require kernel privileges, and rely on frequently probing enclave code which results in many enclave crashes. Further, they assume a constant, not randomized memory layout.

In this paper, we present novel exploitation techniques against SGX that do not require any enclave crashes and using one of the pre-defined entry points. The enclave can subsequently perform sensitive computations, call pre-defined functions in the host, and return to the caller.

In the ideal scenario, the enclave code only includes minimal carefully-inspected code, which could be formally converted to be formally the severe.



memory-corruption vulnerabilities that plague legacy software are also very likely to occur in those complex

#### Return-oriented Programming (ROP)

```
void vuln(char *input) {
```

```
char dst[0x100];
```

```
memcpy(dst, input, 0x200);
```



}

### Return-oriented Programming (ROP)

```
void vuln(char *input) {
```

```
char dst[0x100];
```

}

```
memcpy(dst, input, 0x200);
```



#### Return-oriented Programming (ROP)

```
void vuln(char *input) {
```

```
char dst[0x100];
```

}

```
memcpy(dst, input, 0x200);
```



# Typical Requirements for ROP





#### **ROP** Inside an Enclave



Code is not visible!

(e.g., loaded in an encrypted form)

#### **ROP** Inside an Enclave





#### ROP in Darkness: Dark ROP

- Step 1. Debunking the locations of pop gadgets
- Step 2. Locating ENCLU + pop rax (i.e., EEXIT)
- Step 3. Deciphering all pop gadgets
- Step 4. Locating memcpy()

#### Threat Model for DarkROP

- Know existence of a buffer overflow (i.e., crash)
- Crashing the enclave arbitrarily times
- Built with standard libraries (e.g., SGX SDK)
- Distributed in an encrypted form (like VC3)





Rip = 0xff00 (e.g., crash illegal instruction)







### Step 2. Looking for ENCLU

- ENCLU: an inst. dispatches to various leaf functions
  - rax = 0: EREPORT
  - rax = 1: EGETKEY
  - ...
  - rax = 4: EEXIT

### Step 2. Looking for ENCLU

- ENCLU: an inst. dispatches to various leaf functions
  - rax = 0: EREPORT
  - rax = 1: EGETKEY
  - rax = 4: EEXIT
- → Scan code for each "pop???;ret"
- $\rightarrow$  If gracefully exit, rip = ENCLU



### Step 3. Deciphering pop Gadgets

- EEXIT (ENCLU & rax=4) left a register file uncleaned
  - $\rightarrow$  Scan code for all pop gadgets
  - $\rightarrow$  Check arguments



### Step 3. Deciphering pop Gadgets

EEXIT (ENCLU & rax=4) left a register file uncleaned
→ Scan code for all pop gadgets



### Step 4. Looking for memcpy()

Identifying memcpy(dst\*, valid, 0x10)



## Step 4. Looking for memcpy()

• E.g., invoking memcpy(0x7ff1000, any valid, 0x10)

Untrusted application memory

**0x7fff1000:** 00 00 00 00 00 00 00 00 00 00 ... **0x7fff1010:** 00 00 00 00 00 00 00 00 00 ...

**0x7fff2000:** 01 02 03 04 05 06 07 08 09 ... **0x7fff2010:** 11 12 13 14 15 16 17 18 19 ...

**0x7fff1000:** 01 02 03 04 05 06 07 08 09 ... **0x7fff1010:** 11 12 13 14 15 16 17 18 19 ...

**0x7fff2000**: 01 02 03 04 05 06 07 08 09 ... **0x7fff2010:** 11 12 13 14 15 16 17 18 19 ...

### Gadgets Everywhere (e.g., SDK)

Gadget	From	Gadget
ENCLU Gadget		GPR Ma
do_ereport:		intel
ENCLU	libsgx_trts.a	pop r
non rdr		pop r
pop rox		pop r
pop rex pop rbx		pop r
ret		pop r
say register exception handler:		pop r
mov rax. rbx	libsox trts.a	pop r
pop rbx		pop r
pop rbp		pop r
pop r12		pop r
ret		pop r
Memcpy Gadget		pop r
memcpy:	libsgx_tstdc.a	pop r
		ret
<pre>sgx_sgx_ra_proc_msg2_trusted:</pre>	libsgx_tkey_exchange.a	
pop rsi		ENCLU
pop r15		do_erep
ret		enclu
pop rdi		pop r
ret		ret

Gadget	From
GPR Modification Gadget	
intel_cpu_indicator_init:	
pop r15	<pre>sgx_tstdc.lib</pre>
pop r14	
pop r13	
pop r12	
pop r9	
pop r8	
pop rbp	
pop rsi	
pop rdi	
pop rbx	
pop rcx	
pop rdx	
pop rax	
ret	
ENCLU Gadget	
do_ereport:	
enclu	<pre>sgx_trts.lib</pre>
pop rax	
ret	

#### DEMO: PoC Dark ROP

### Case Study 1: Unsealing Data



- Unsealing and leaking confidential data
  - i.e., EGETKEY retrieves the hardware key bound to specific enclave

# Case Study 2: Hijacking Remote Attestation



- Breaking the Integrity guarantees of SGX
  - MiTM between secure enclave and attestation server
  - Masquerading to deceive remote attestation service

#### Defense: SGXBounds

Addressing spatial memory problems (bound chk)

#### SGXBOUNDS: Memory Safety for Shielded Execution

Dmitrii Kuvaiskii<sup>†</sup> Oleksii Oleksenko<sup>†</sup> Sergei Arnautov<sup>†</sup> Bohdan Trach<sup>†</sup> Pramod Bhatotia<sup>\*</sup> Pascal Felber<sup>‡</sup> Christof Fetzer<sup>†</sup> <sup>†</sup>TU Dresden <sup>\*</sup>The University of Edinburgh <sup>‡</sup>University of Neuchâtel

#### Abstract

Shielded execution based on Intel SGX provides strong security guarantees for legacy applications running on untrusted platforms. However, memory safety attacks such as Heartbleed can render the confidentiality and integrity properties of shielded execution completely ineffective. To prevent these attacks, the state-of-the-art memory-safety approaches can be used in the context of shielded execution. Shielded execution aims to protect confidentiality and integrity of applications when executed in an untrusted environment [19, 22]. The main idea is to isolate the application from the rest of the system (including privileged software), using only a narrow interface to communicate to the outside, potentially malicious world. Since this interface defines the security boundary, checks are performed to prevent the untrusted environment from

EuroSys'17

in an attempt to leak con

#### Defense: SGXBounds

- Addressing *spatial memory* problems (bound chk)
- Key idea: an efficient tag representation thanks to smaller memory space!


#### Defense: SGXBounds

```
int *s[N], *d[N]
2
3
  for (i=0; i<M; i++):</pre>
     si = s + i
5
     di = d + i
6
7
8
9
     val = load si
10
11
12
13
      store val, di
14
15
```

```
int *s[N], *d[N]
s = specify_bounds(s, s + N)
d = specify_bounds(d, d + N)
for (i=0; i<M; i++):</pre>
  si = s + i
  di = d + i
  sp, sLB, sUB = extract(si)
  if bounds_violated(sp, sLB, sUB):
     crash(si)
  val = load si
  dp, dLB, dUB = extract(di)
  if bounds_violated(dp, dLB, dUB):
     crash(di)
  store val, di
```

# Done w/ Memory Safety on SGX?

- SGXBounds is a temporary solution
  - No temporal safety (i.e., UAF)
  - More address space in the future (e.g., large pages)
- What about traditional mitigations (required)?

### Traditional Attack Vectors

- Cache-based side channel
  - $\rightarrow$  e.g., inferring a private key
- Memory safety
  - $\rightarrow$  e.g., control flow hijacking
- Weak mitigation techniques
  - $\rightarrow$  e.g., breaking ALSR
- Uninitialized padding in EDL
  - $\rightarrow$  e.g., leaking security sensitive information

## SGX Mitigation Checklist

• Popular mitigation schemes:

Stack Canary RELRO DEP/NX ASLR/PIE

# SGX Mitigation Checklist

• Popular mitigation schemes:

Stack Canary
 RELRO
 DEP/NX
 ASLR/PIE

ecall\_pointer\_user\_check():



xor	%fs:0x28,%rsi
ie	4010 <ecall check+0x118="" pointer="" user=""></ecall>
callq	<pre>8fb0 <stack_chk_fail></stack_chk_fail></pre>
retq	

prologue

# SGX Mitigation Checklist

- Popular mitigation schemes:
- Stack Canary
- 📀 RELRO





### Defense: ASLR/SW-DEP inside SGX

#### Popular mitigation schemes:

🥑 Stack Canary





#### SGX-Shield: Enabling Address Space Layout Randomization for SGX Programs

Jacback Sco\*<sup>§</sup>, Byounyoung Lec<sup>†§</sup>, Scongmin Kim\*, Ming-Wei Shih<sup>‡</sup>, Insik Shin\*, Dongsu Han\*, Taesoo Kim<sup>1</sup>

\*KAIST <sup>†</sup>Purdue University {jacback, dallas1004, ishin, dongsu\_han}@kaist.ac.kr, blcc@purduc.edu, {mingwci.shih, tacson}@gatech.edu

<sup>‡</sup>Georgia Institute of Technology

Abstract—Traditional execution environments deploy Address Space Layout Randomization (ASLR) to defend against memory corruption attacks. However, Intel Software Guard Extension (SGX), a new trusted execution environment designed to serve security-critical applications on the cloud, lacks such an effective, well-studied feature. In fact, we find that applying ASLR to SGX programs raises non-trivial issues beyond simple engineering for a number of reasons: 1) SGX is designed to defeat a stronger adversary than the traditional model, which requires the address space layout to be hidden from the kernel; 2) the limited memory uses in SGX programs present a new challenge in providing a sufficient degree of entropy; 3) remote attestation conflicts with the dynamic relocation required for ASLR; and 4) the SGX specification relies on known and fixed addresses for key data structures that cannot be randomized.

system and hypervisor. It also offers hardware-based measurement, attestation, and enclave page access control to verify the integrity of its application code.

Unfortunately, we observe that two properties, namely, confidentiality and integrity, do not guarantee the actual security of SGX programs, especially when traditional memory corruption vulnerabilities, such as buffer overflow, exist inside SGX programs. Worse yet, many existing SGX-based systems

**NDSS'17** 

tend to have a large cos library in Haven [12] for Intel SGX [28, 2 unsafe programming in an assembly languag

# Challenges for Mitigation Schemes

It is non-trivial when an attacker is the kernel:

- Visible memory layout
- Small randomization entropy
- No runtime page permission change

# Challenges for Mitigation Schemes

It is non-trivial when an attacker is the kernel:

- Visible memory layout
  - → Secure in-enclave loading
- Small randomization entropy
  - → Fine-grained ASLR
- No runtime page permission change
   → Soft-DEP/SFI









#### SGX-Shield's Fine-grained ASLR



### No Runtime Permission Change



# SW-based Permission Enforcement (via SFI like Nacl)

Out of enclave	Hardware-based permission		Software+Hardware permission
Code of loader	RWX	Loading	No Permission
Code	RWX		X
Data of loader	RW		No Permission
Data	RW		RW
Out of an aloue of			

Out of enclave 🕴

Virtual address space of an enclave

#### DEMO: SGX-Shield

1. mingwei@s

mingwei@sgx3:~/workspace/sgx-attack/SGX-Shield/program\$

#### https://github.com/sslab-gatech/SGX-Shield

#### SGX-Shield has Two Limitations

1) ALSR scheme is vulnerable against fine-grained side-channels (i.e., multifaceted)

2) No protections on backward edges and SDK libs

#### Securing ASLR on SGX against Multifaceted Side-channel Attacks

#### Paper #233

Abstract—Intel Software Guard Extensions (SGX) allows security-sensitive applications to run in isolation, thus protecting their confidentiality and integrity. SGX protects applications from all other software on the platform, including the operating system. However, the trusted computing base of the application still includes the application code itself, and vulnerabilities in this code can have the same catastrophic consequences under SGX as they have elsewhere. Thus, it is desirable to deploy the known general defense schemes in SGX. In particular, address space layout randomization (ASLR) has been proposed as a general way to mitigate vulnerabilities in SGX code.

This paper investigates the potential security challenges of deploying ASLR in SGX-like environments which are subject to multiple side-channels. An SGX adversary who can observe the memory accesses of the code running under SGX at cacheline and/or page granularity may gain enough information to derandomize even fine-grained ASLR.

Our results include *multifaceted* side-channel attacks against SGX-Shield, the only published ASLR system for SGX. One of the attacks completely infers: the ASLR code layout as the code protect entire classes of vulnerabilities from being exploited highly desirable. Techniques such as control-flow integrity (CFI) [6], address space layout randomization (ASLR) [61], data execution prevention (DEP) [8], and stack canaries [20] are widely deployed in mass-market commercial systems and have kept countless bugs from becoming exploitable vulnerabilities.

Despite the undeniable benefits of these generic defenses, their deployment in TEEs is, at best, incomplete. The reason lies in the additional challenges posed by the TEE environment. Some of the defenses such as CFI or stack canaries are compiler-based and can be effortlessly deployed into TEEs. However, other defenses require system support that is not readily available in existing TEE. Learning ACLD, which



#### The Guard's Dilemma: Efficient Code-Reuse Attacks Against Intel SGX

Andrea Biondo, Mauro Conti University of Padua, Italy Lucas Davi University of Duisburg-Essen, Germany

Tommaso Frassetto, Ahmad-Reza Sadeghi TU Darmstadt, Germany

legac

SGX

Forn

legacy

#### Abstract

Intel Software Guard Extensions (SGX) isolate securitycritical code inside a protected memory area called enclave. Previous research on SGX has demonstrated that memory corruption vulnerabilities within enclave code can be exploited to extract secret keys and bypass remote attestation. However, these attacks require kernel privileges, and rely on frequently probing enclave code which results in many enclave crashes. Further, they assume a constant, not randomized memory layout.

In this paper, we present novel exploitation techniques against SGX that do not require any enclave crashes and using one of the pre-defined entry points. The enclave can subsequently perform sensitive computations, call pre-defined functions in the host, and return to the caller.

In the ideal scenario, the enclave code only includes minimal carefully-inspected code, which could be formally the formal to be formally the wever,

SEC'18

memory-corruption vulnerabilities that plague legacy software are also very likely to occur in those complex

# Breaking Fine-grained ASLR



#### **Attacking Randomization Process**

Side-channel observations

 $1 \rightarrow 3 (A[1])$   $2 \rightarrow 4 (A[2])$   $3 \rightarrow 1 (A[3])$  $4 \rightarrow 2 (A[4])$ 



# SGX-Armor: Obfuscating Randomization via Oblivious Swap



### **Oblivious Swap Primitive**

1	# swap(al	1,	a2	,	b)
2	# %1	rsi,	%r	di,	%edx
3	swap:				
4	cmpl	\$0x	1,	%edx	
5	jne	no_	swa	р	
6	movq	(%r	di)	, %ra	ax
7	movq	(%r	si)	, %r0	dx
8	movq	%rd	lx,	<b>(%rd</b> :	i)
9	movq	%ra	ıx,	<b>(%rs</b> :	i)
10					
11	<pre>no_swap:</pre>				
12	1	retq			

1	<pre># oswap(a</pre>	a1,	a2,	b)
2	# %	%rsi,	%rdi,	%edx
3	oswap:			
4	movq	<b>(%rd</b> :	i), %ra	x
5	movq	<b>(%rs</b> :	i), %rc	x
6	cmpl	\$0x1	, %edx	
7	CMOVZ	%rax	, %rdx	
8	CMOVZ	%rcx	, %rax	
9	CMOVZ	%rdx	, %rcx	
10	movq	%rax	<b>, (%rdi</b> )	)
11	movq	%rcx	, (%rsi)	)
12	retq			

#### SGX-Shield has Two Limitations

1) ALSR scheme is vulnerable against fine-grained side-channels (i.e., multifaceted)

#### No protections on backward edges and SDK libs

#### Securing ASLR on SGX against Multifaceted Side-channel Attacks

#### Paper #233

Abstract-Intel Software Guard Extensions (SGX) allows security-sensitive applications to run in isolation, thus protecting their confidentiality and integrity. SGX protects applications from all other software on the platform, including the operating system. However, the trusted computing base of the application still includes the application code itself, and vulnerabilities in this code can have the same catastrophic consequences under SGX as they have elsewhere. Thus, it is desirable to deploy the known general defense schemes in SGX. In particular, address space layout randomization (ASLR) has been proposed as a general way to mitigate vulnerabilities in SGX code.

This paper investigates the potential security challenges of deploying ASLR in SGX-like environments which are subject to multiple side-channels. An SGX adversary who can observe the memory accesses of the code running under SGX at cacheline and/or page granularity may gain enough information to derandomize even fine-grained ASLR.

Our results include multifaceted side-channel attacks against SGX-Shield, the only published ASLR system for SGX. One of infers the ASI R code layout as the

protect entire classes of vulnerabilities from being exploited highly desirable. Techniques such as control-flow integrity (CFI) [6], address space layout randomization (ASLR) [61] data execution prevention (DEP) [8], and stack canaries [20] are widely deployed in mass-market commercial systems and have kept countless bugs from becoming exploitable vulnerabilities.

Despite the undeniable benefits of these generic defenses. their deployment in TEEs is, at best, incomplete. The reason lies in the additional challenges posed by the TEE environment. Some of the defenses such as CFI or stack canaries are compiler-based and can be effortlessly deployed into TEEs. However, other defenses require system support that is not readily available in ex which



#### The Guard's Dilemma: Efficient Code-Reuse Attacks Against Intel SGX

Andrea Biondo, Mauro Conti University of Padua, Italy

Lucas Davi University of Duisburg-Essen, Germany

Tommaso Frassetto, Ahmad-Reza Sadeghi TU Darmstadt, Germany

legac

SGX

Forn

legacy

#### Abstract

Intel Software Guard Extensions (SGX) isolate securitycritical code inside a protected memory area called enclave. Previous research on SGX has demonstrated that memory corruption vulnerabilities within enclave code can be exploited to extract secret keys and bypass remote attestation. However, these attacks require kernel privileges, and rely on frequently probing enclave code which results in many enclave crashes. Further, they assume a constant, not randomized memory layout.

In this paper, we present novel exploitation techniques against SGX that do not require any enclave crashes and

using one of the pre-defined entry points. The enclave can subsequently perform sensitive computations, call pre-defined functions in the host, and return to the caller.

In the ideal scenario, the enclave code only includes minimal carefully-inspected code, which could be formally



#### The Guard's Dilemma: Efficient Code-Reuse Attacks Against Intel SGX

Andrea Biondo, Mauro Conti University of Padua, Italy University of I

Lucas Davi University of Duisburg-Essen, Germany

#### Tommaso Frassetto, Ahmad-Reza Sadeghi TU Darmstadt, Germany

#### Abstract

Intel Software Guard Extensions (SGX) isolate securitycritical code inside a protected memory area called enclave. Previous research on SGX has demonstrated that memory corruption vulnerabilities within enclave code can be exploited to extract secret keyremote attestation. However, these attact

privileges, and rely on frequently prob which results in many enclave crash assume a constant, not randomized mer In this paper, we present novel exploi against SGX that do not require any enciusing one of the pre-defined entry points. The enclave can subsequently perform sensitive computations, call pre-defined functions in the host, and return to the caller. In the ideal scenario, the enclave code only includes minimal carefully-inspected code, which could be formable neuron to be fore of underschildre. Hawever,

**SEC'18** 

- Similar to Signal Oriented Programming
- SGX has ORET/CONT gadgets in SDK

Another ROP



### Traditional Attack Vectors

- Cache-based side channel
  - $\rightarrow$  e.g., inferring a private key
- Memory safety
  - $\rightarrow$  e.g., control flow hijacking
- Weak mitigation techniques
  - $\rightarrow$  e.g., breaking ALSR
- Uninitialized padding in EDL
  - $\rightarrow$  e.g., leaking security sensitive information

struct usbdevfs\_connectinfo { unsigned int devnum; unsigned char slow;

};

struct usbdevfs\_connectinfo {
 unsigned int devnum;
 unsigned char slow;
};

```
struct usbdevfs_connectinfo {
    .devnum = 1,
    .slow = 0,
};
```

```
struct usbdevfs_connectinfo {
    unsigned int devnum;
    unsigned char slow;
};
```

devnum (4 bytes) slow (1 byte)
????

struct usbdevfs\_connectinfo {
 .devnum = 1,
 .slow = 0,
};





#### UniSan: Proactive Kernel Memory Initialization to Eliminate Data Leakages

Kangjie Lu, Chengyu Song, Taesoo Kim, and Wenke Lee School of Computer Science, Georgia Institute of Technology

#### ABSTRACT

The operating system kernel is the de facto trusted computing base for most computer systems. To secure the OS kernel, many security mechanisms, e.g., kASLR and StackGuard, have been increasingly deployed to defend against attacks (e.g., code reuse attack). However, the effectiveness of these protections has been proven to be inadequate—there are many information leak vulnerabilities in the kernel to leak the randomized pointer or canary, thus bypassing kASLR and StackGuard. Other sensitive data in the kernel, such as

#### 1. INTRODUCTION

As the de facto trusted computing base (TCB) of computer systems, the operating system (OS) kernel has always been a prime target for attackers. By compromising the kernel, attackers can escalate their privilege to steal sensitive data in the system and control the whole computer. There are three main approaches to launch privilege escalation attacks: 1) direct code in the system attacker 20 m t2 usr

**CCS'16** 

ion

xle

attacks [17]; and 3) code reuse att Prevention) protection has been de

# Ecall/Ocall: EDL Interface for SGX

```
// Enclave.edl
untrusted {
   test_struct e/ocall_test_struct(void);
}
```

If there is a padding issue in test\_struct, it leaks (or inject) potentially sensitive data (e.g., a private key like HeartBleed)

#### Ecall/Ocall: EDL Interface for SGX

# // Enclave.edl untrusted { test\_struct\_call\_test\_incivoid);

Host

ecall

En

ecure Enclave to sory via Structure Padding (Extended of stract)

Lee Taesoo Kim

Georgia Institute of Technology

#### Abse

25

oftware Guard Extensions (SGX) aims to proride an isolated execution environment, known as an enclave, for a user-level process to maximize its confidentiality and integrity. In this paper, we study how uninitialized data inside a secure enclave can be leaked via structure padding. We found that, during ECALL and OCALL, proxy functions that are automatically generated by the Intel SGX Software Development Kit (SDK) fully copy structure variables from an enclave to the normal memory to return the result of an ECALL function and to pass input parameters to an OCALL function. If the trusted functions (e.g., system calls). Their any other attempts to execute untrusted functions (e.g., jumping into non-enclave code) result in faults.

Intel SGX Software Development Kit (SDK) is shipped with a tool called Edger8r [1] that automatically and securely generated code for ECALL and OCALL interfaces. Although SGX enclaves can access both EPCs and normal memory, non-enclave applications can only access the normal memory. Thus, all input

and output values for the between them need to b ory first and then copied

arXiv'17

caller later. The Edger8r toor creates an such euge

#### DEMO: SGX Bleed POC

>

https://github.com/sslab-gatech/unisan

ě

# Implication 1: Using memory-safe language doesn't solve the problem





#### New Attack Vectors

- Page table attack
- Branch shadowing attack
- Rowhammer against SGX
- L1 terminal fault against SGX (i.e., Foreshadow)
#### New Attack Vectors

- Page table attack
  - $\rightarrow$  e.g., leaking image data
- Branch shadowing attack
  - $\rightarrow$  e.g., breaking RSA
- Rowhammer against SGX
  - $\rightarrow$  e.g., freezing machines
- L1 terminal fault against SGX (i.e., Foreshadow)
  - $\rightarrow$  e.g., breaking SGX ecosystem (and more!)

#### Page Table Attack (controlled-channel attack)

• Page level access pattern  $\rightarrow$  reveal sensitive info. (e.g., page faults, page access bits, ...)

2015 IEEE Symposium on Security and Privacy



Yuanzhong Xu The University of Texas at Austin yxu@cs.utexas.edu

Weidong Cui Microsoft Research wdcui@microsoft.com

Marcus Peinado Microsoft Research marcuspe@microsoft.com

#### Abstract-The presence of large number abilities in popular feature-rich commod has inspired a long line of work on excl



**Telling Your Secrets Without Page Faul** Stealthy Page Table-Based Attacks on Enclaved

Jo Van Bulck imec-DistriNet, KU Leuven jo.vanbulck@cs.kuleuven.be

Nico Weichbrodt IBR DS, TU Braunschweig weichbr@ibr.cs.tu-bs.de

Frank Piessens imec-DistriNet, KU Leuven frank.piessens@cs.kuleuven.be

kaj Raoul Strac imec-DistriNet, Kl raoul.strackx@cs.kuleuven.be

IBR

Sec'17

(a)

#### Abstract

Protected module architectures, such as Intel SGX, enable strong trusted computing guarantees for hardwareenforced enclaves on top a potentially malicious operating system. However, such enclaved execution environ-

applications wit An essential hardware prevel ing or writing a

ware to make it rela

Recovered Original Original Recovered (b)

112

#### DEMO: Page Fault Attack



mingwei@sgx3:~/workspace/t-sgx/test/sgx-pf-attack\$

#### Defense: T-SGX

 Using Intel Transactional Synchronization Extension (TSX) to isolate page faults inside SGX



#### Key Idea: TSX Isolates Faults!

- Unexpected side-effects (see, DrK [CCS'16])
- Any faults  $\rightarrow$  invokes an abort handler

```
unsigned status:
 1
2
3 // begin a transaction
4 if ((status = _xbegin()) == _XBEGIN_STARTED) {
   // execute a transaction
5
   [code]
6
   // atomic commit
7
                                             Breaking Kernel Address Space Layout Randomization
   _xend();
8
                                                                with Intel TSX
  } else {
9
                                                          Yeongjin Jang, Sangho Lee, and Taesoo Kim
   // abort
10
                                                        School of Computer Science, Georgia Institute of Technology
                                                          {veongiin.jang, sangho, taesoo}@gatech.edu
   }
11
```

#### ABSTRACT

Kernel hardening has been an important topic since many applications and security mechanisms often consider the kernel as part of their Trusted Computing Base (TCB). Among various hardening techniques, Kernel Address Space Layout Randomization (KASLR) is the most effective and widely adopted defense mechanism that can practically mitigate various memory corruption vulnerabilities, such as buffer overflow and use-after-free. In principle, KASLR



#### A Strawman Solution

• Protect the entire program with TSX!



### Challenge: Not Progressing!

1) Timer interrupt (i.e., external faults)

2) False TSX aborts (e.g., capacity)



#### Approach: Smaller Execution Units

#### 1) Execution time analysis



#### This design still leaks information



## Solution: Springboard



# Design of T-SGX (Compiler)



#### T-SGX: Eradicating Page Faults

- Technique to avoid *false* aborts (e.g., capacity)
- Security analysis  $\rightarrow$  springboard design
- Performance optimizations





mingwei@sgx3:~/workspace/t-sgx/test/sgx-pf-attack\$

https://github.com/sslab-gatech/t-sgx

E

#### New Attack Vectors

- Page table attack
  - $\rightarrow$  e.g., leaking image data
- Branch shadowing attack
   → e.g., breaking RSA
- Rowhammer against SGX
  - $\rightarrow$  e.g., freezing machines
- L1 terminal fault against SGX (i.e., Foreshadow)
  - $\rightarrow$  e.g., breaking SGX ecosystem (and more!)

# New Side Channel: Branch Shadowing Attack

- Finer-grained, yet noise-free! (unlike page faults / cache attacks, respectively)
- Observation:
  - Branch history is shared between SGX and non-SGX
  - → Execution history of an enclave affects the performance of non-SGX execution

### New Side Channel: Branch Shadowing Attack

 Finer-grained, yet noise-free! (unlike page faults / cache attacks, respectively)

#### Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing

Sangho Lee<sup>†</sup> Ming-Wei Shih<sup>†</sup> Prasun Gera<sup>†</sup> Taesoo Kim<sup>†</sup> Hyesoon Kim<sup>†</sup> Marcus Peinado<sup>\*</sup>

<sup>†</sup> Georgia Institute of Technology \* Microsoft Research

#### Abstract

Intel has introduced a hardware-based trusted execution environment, Intel Software Guard Extensions (SGX), that provides a secure, isolated execution environment, or enclave, for a user program without trusting any underlying software (e.g., an operating system) or firmware. we need either to fully trust the operator, which is problematic [16], or encrypt all data before uploading them to the cloud and perform computations directly on the encrypted data. The latter can be phic encryption, which is still s preserving encryption, which is when we use a private cloud or personal workstation,

#### Idea: Exploiting New HW Features

- Intel Skylake (and Broadwell) introduced two new debugging features that report prediction results
  - Last Branch Record (LBR)
  - Intel Processor Trace (PT)
- → But only for *non-enclave* programs (or enclave on a debug mode)

#### Our Approach: Branch Shadowing



#### Our Approach: Branch Shadowing



### Our Approach: Branch Shadowing



- are mapped onto the same branch prediction buffer
- is a shadow copy of an enclave program forced to take all branches (e.g., je → jmp)
- Monitor with LBR/PT and extract branch prediction results indirectly

#### Branch Prediction 101

Predict the next instr. of a branch instr. to avoid pipeline stalls



Which one would be the next instr. to be predicted?

#### Branch Prediction 101

Predict the next instr. of a branch instr. to avoid pipeline stalls



#### Branch Prediction 101

Predict the next instr. of a branch instr. to avoid pipeline stalls



Conditional behavior → Reveal history How can we know which branch was taken?

#### Branch Prediction vs. Misprediction

- Measure branch execution time
  - Take longer if a branch is incorrectly predicted (e.g., roll back, clear pipeline, jump to the correct target)

	Prediction		Misprediction	
	mean	stdev	mean	stdev
RDTSCP	94.21	13.10	120.61	806.56
PT CYC	59.59	14.44	90.64	191.48
LBR cycle	25.69	9.72	35.04	10.52

 $\rightarrow$  Observable difference but high measurement noise

#### Exploiting New HW Features

- Intel LBR/PT explicitly report the prediction result, but only taken branches (w/ limited buf size)
- Approach:
  - Translating all cond. to be taken in the shadow copy
  - Synchronization b/w enclave and its shadow

#### Enclave cmp \$0, rax 0x00530: je 0x005f4 0x00532: inc rbx ... 0x005f4: dec rbx



- Prepare a shadow copy w/
  - Colliding conditional branches



- Prepare a shadow copy w/
  - Colliding conditional branches
  - Always to be taken (to be monitored by LBR)





### Example: Inferring Taken Branch



## Example: Inferring Taken Branch



• BPU/BTB *correctly predicts* the execution of the shadow branch using the history

### Example: Inferring Taken Branch



- If LBR reports:
  - Predicted → The target branch has been taken

#### Example: Inferring Not-taken Branch



- If LBR reports:
  - **Predicted**  $\rightarrow$  The target branch has been taken
  - Mispredicted → The target branch has NOT been taken

## Enabling Single Stepping!

- Check branch state as frequently as possible to overcome the capacity limit of BPU/BTB and LBR
  - e.g., BTB: 4,096 entries, LBR: 32 entries (Skylake)

- Increase timer interrupt frequency
  - Adjust the TSC value of the local APIC timer
- Disable the CPU cache
  - CD bit of the CR0 register

~50 cycles

~5 cvcles

### SGX-Step: Open Source Framework

- Local APIC
- Userspace mapping for PTE



https://github.com/jovanbulck/sgx-step
#### Example: Attacking RSA Exp.

```
/* X = A^E \mod N */
                                                Sliding-window
mbedtls mpi exp mod(X, A, E, N, RR) {
                                        exponentiation of mbedTLS
 while (1) {
    ...
    // i-th bit of exponent
   ei = (E->p[nblimbs] >> bufsize) & 1;
    if (ei == 0 && state == 0)
      continue;
    if (ei == 0 && state == 1)
     mpi montmul(X, X, N, mm, &T);
    •••
  }
  •••
}
```

#### Example: Attacking RSA Exp.

```
/* X = A^E \mod N */
                                             Sliding-window
mbedtls mpi exp mod(X, A, E, N, RR) {
                                     exponentiation of mbedTLS
 while (1) {
   ...
   // i-th bit of exponent
   ei = (E->p[nblimbs] >> bufsize) & 1;
   if (ei == 0 - state == 0)
Taken only when ei is zero
   if (ei == 0 t state == 1)
     mpi montmul(X, X, N, mm, &T);
   •••
  }
}
```

#### Example: Attacking RSA Exp.

- different results: **0.34** (error rates)
- The inference accuracy of the remaining bits: 0.998
- We were able to recover 66% of an RSA private key bit from a single run.
  - $\leq$ 10 runs are enough to fully recover the key.

### **DEMO: Branch Shadowing Attack**

### What Else?

<b>Program/Function</b>	Description	Leakages
libc/strtol	Convert a string into an integer	The sign and length of an input Hexadecimal digits
libc/vfprintf	Print a formatted string	The input format string
LIBSVM/k_function	Evaluate a kernel function	The type of a kernel (e.g., linear, RBF) The number of features
Apache/lookup_bui ltin_method	Parse the method of an HTTP request	HTTP request method (e.g., GET, POST)

## Defense: Flushing Branch States (Hardware)

• Clear branch states during enclave mode switches

## Defense: Flushing Branch States (Hardware)

- Clear branch states during enclave mode switches
- How much overheads (depending on frequency)?
  - Simulation: Flushing per >10k cycles incurs negligible overheads



# Mitigation: Obfuscating Branch (Software/Compiler)

- Set of conditional/indirect branches → a single indirect branch + conditional move instructions
- The final indirect branch has a lot of targets such that it is difficult to infer its state.



### Example: Branch Obfuscation



#### Can identify whether L1 or L2 has been executed

Can identify whether Z1 has been executed but not its target

# Mitigation: Obfuscating Branch (Software/Compiler)

- LLVM-based implementation
- Overhead (nbench):  $\leq 1.5 \times$
- Just mitigate the attack, don't solve it completely

#### New Attack Vectors

- Page table attack
  - $\rightarrow$  e.g., leaking image data
- Branch shadowing attack

 $\rightarrow$  e.g., breaking RSA

Rowhammer against SGX

 $\rightarrow$  e.g., freezing machines

L1 terminal fault against SGX (i.e., Foreshadow)

 $\rightarrow$  e.g., breaking SGX ecosystem (and more!)

#### Controlling Bit Flipping in DRAM

- Reported random bit flippings happening in DRAM
- Rowhammer by Google Project Zero (2015)
- Further enhanced by many researchers

#### Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim<sup>1</sup> Ross Daly<sup>\*</sup> Jeremie Kim<sup>1</sup> Chris Fallin<sup>\*</sup> Ji Hye Lee<sup>1</sup> Donghyuk Lee<sup>1</sup> Chris Wilkerson<sup>2</sup> Konrad Lai Onur Mutlu<sup>1</sup>

<sup>1</sup>Carnegie Mellon University

Abstract. Memory isolation is a key property of a reliable and secure computing system - an access to one memory address should not have unintended side effects on data stored in other addresses. However, as DRAM process technology scales down to smaller dimensions, it becomes more difficult to prevent DRAM cells from electrically interacting with each other. In this paper, we expose the vulnerability of commodity DRAM chips to disturbance errors. By reading from the same address in DRAM, we show that it is possible to corrupt data in nearby addresses. More specifically, activating the same row in DRAM corrupts data in nearby rows. We demonstrate this phenomenon on Intel and AMD systems using a malicious program that generates many DRAM accesses. We induce errors in most DRAM modules (110 out of 129) from three major DRAM manufacturers. From this we conclude that many deployed systems are likely to be at risk. We identify

disturbance errors, DRAM manufacturers have been employing a two-pronged approach: (*i*) improving inter-cell isolation through circuit-level techniques [22, 32, 49, 61, 73] and (*ii*) screening for disturbance errors during post-production testing [3, 4, 64]. We demonstrate that their efforts to contain disturbance errors have not always been successful, and that erroneous DRAM chips have been slipping into the field.<sup>1</sup>

<sup>2</sup>Intel Labs

In this paper, we expose the existence and the widespread nature of disturbance errors in *commodity* DRAM chips sold and used today. Among 120 DPAM modules we analyzed (comprising 9)

(comprising of errors in 110 manufactur, nerable, whi rors in the fic, more advanced generations of process technology. We sho

#### Project Zero

News and updates from the Project Zero team at Google

#### Nonday, March 9, 2015

#### Exploiting the DRAM rowhammer bug to gain kernel privileges

Posted by Mark Seaborn, sandbox builder and breaker, with contributions by Thomas Dullien, reverse engi

[This guest post continues Project Zero's practice of promoting excellence in security research on the Proje blog]

### SGX-Bomb: Rowhammer Attack

- Integrity violation of EPC results in CPU lockdown
- Rowhammer (SW) can trigger the violation!



#### SGX-Bomb: Rowhammer Attack

- Integrity violation of EPC results in CPU lockdown
- Rowhammer (SW) can trigger the violation!

```
void dbl_sided_rowhammer(uint64_t *p1, uint64_t *p2, uint64_t n_reads) {
   while(n_reads-- > 0) {
      // read memory p1 and p2
      asm volatile("mov (%0), %%r10;" :: "r"(p1) : "memory");
      asm volatile("mov (%0), %%r11;" :: "r"(p2) : "memory");
      // flush p1 and p2 from the cache
                                                                SGX-BOMB: Locking Down the Processor via Rowhammer Attack
      asm volatile("clflushopt (%0);
                                                                               Yeongjin Jang*
                                                                                                                       Jaehvuk Lee
      asm volatile("clflushopt (%0);
                                                                             Oregon State University
                                                                                                                         KAIST
                                                                                                                    jaehyuk.lee@kaist.ac.kr
                                                                          yeongjin.jang@oregonstate.edu
                                                                                                                       Taesoo Kim
                                                                                Sangho Lee
   chk_flip();
                                                                          Georgia Institute of Technology
                                                                                                                 Georgia Institute of Technology
                                                                              sangho@gatech.edu
                                                                                                                     taesoo@gatech.edu
                                                                Abstract
                                                                                                          ACM Reference Format:
                                                                                                          Yeongjin Jang, Jaehyuk Lee, Sangho Lee, and Taesoo Kim. 2017. SGX-BOMB:
                                                                Intel Software Guard Extensions (SGX) provides a strongly isolated
                                                                                                          Locking Down the Processor via Rowhammer Attack. In SysTEX'17: 2nd
                                                                memory space, known as an enclave, for a user process, ensuring
                                                                                                          Workshop on System Software for Trusted Execution, October 28, 2017, Shang-
```

confidentiality and integrity against software and hardware attacks. hai, China. ACM, New York, NY, USA, 6 pages. https://doi.org/10.1145/ Even the operating system and hypervisor cannot access the en-3152701.3152709 clave because of the hardware-level isolation. Further, hardware attacks are neither able to disclose plaintext data from the enclave because its memory is always encrypted nor modify it because its 1 Introduction integrity is always verified using an integrity tree. When the proces-Trusted Execution En sor detects any integrity violation, it locks itself to prevent further enable secure compu damages; that is, a system reboot is necessary. The processor lock program without rely seems a reasonable solution against such a powerful hardware atas an operating system tacker; however, if a software attacker has a way to trigger integrity

Extensions (SGX) [18] is a commodity hardware-based TEE imple-

SvsTEX'17

## About Integrity Violation

- SGX assumes HW/physical attackers
- Integrity violation  $\rightarrow$  drop-and-lock policy
- Implications:
  - DoS: Freezing an entire machine (cloud provider)
  - Require power recycle (not via normal methods)

### SGX-Bomb Remarks

- Easier to trigger than normal rowhammer i.e., a single, arbitrary bit in EPC region (128MB)
- Harder to detect
  - Not notifiable in terms of resource usages
  - Popular defenses (e.g., in Linux) rely on PMU (e.g., cache misses) that is not possible for enclaves

#### DEMO: SGX-Bomb



https://github.com/sslab-gatech/sgx-bomb

### Defenses against SGX-Bomb

- Use non-faulty DRAM!
- Use LPDDR3 that has Pseudo-TRR (Target Row Refresh)
  - ECC can't completely block (easy to trigger multiple bits)
- Potential mitigations:
  - Higher refresh rate (2x)
  - Using Uncore PMU
  - Row-aware memory allocation for EPC regions

#### New Attack Vectors

- Page table attack
  - $\rightarrow$  e.g., leaking image data
- Branch shadowing attack
  - $\rightarrow$  e.g., breaking RSA
- Rowhammer against SGX
   → e.g., freezing machines
- L1 terminal fault against SGX (i.e., Foreshadow)
  - → e.g., breaking SGX ecosystem (and more!)

#### L1TF: L1 Terminal Fault

#### Not present & L1D



#### Same address space

#### FORESHADOW: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution

Jo Van Bulck<sup>1</sup>, Marina Minkin<sup>2</sup>, Ofir Weisse<sup>3</sup>, Daniel Genkin<sup>3</sup>, Baris Kasikci<sup>3</sup>, Frank Piessens<sup>1</sup>, Mark Silberstein<sup>2</sup>, Thomas F. Wenisch<sup>3</sup>, Yuval Yarom<sup>4</sup>, and Raoul Strackx<sup>1</sup>

<sup>1</sup>*imec-DistriNet, KU Leuven,* <sup>2</sup>*Technion,* <sup>3</sup>*University of Michigan,* <sup>4</sup>*University of Adelaide and* Data61

#### Abstract

Trusted execution environments, and particularly the Software Guard eXtensions (SGX) included in recent Intel x86 processors, gained significant traction in recent years. A long track of research papers, and increasingly also realworld industry applications, take advantage of the strong hardware-enforced confidentiality and integrity guarandistrusting enclaves with a minimal Trusted Computing Base (TCB) that includes only the processor package and microcode Enclaves (DU enclaves) is exclusive

remain softwar tentially

Besides strong memory isolation, TEEs typically offer an

Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution Revision 1.0 (August 14, 2018)

Ofir Weisse<sup>3</sup>, Jo Van Bulck<sup>1</sup>, Marina Minkin<sup>2</sup>, Daniel Genkin<sup>3</sup>, Baris Kasikci<sup>3</sup>, Frank Piessens<sup>1</sup>, Mark Silberstein<sup>2</sup>, Raoul Strackx<sup>1</sup>, Thomas F. Wenisch<sup>3</sup>, and Yuval Yarom<sup>4</sup>

<sup>1</sup>imec-DistriNet, KU Leuven, <sup>2</sup>Technion, <sup>3</sup>University of Michigan, <sup>4</sup>University of Adelaide and Data61

#### Abstract

In January 2018, we discovered the Foreshadow transient execution attack (USENIX Security'18) targeting Intel SGX technology. Intel's subsequent investigation of our attack uncovered two closely related variants, which we collectively call Foreshadow-NG and which Intel refers to as L1 Terminal Fault. Current analyses focus mostly on mitigation strategies, providing only limited insight into the attacks themselves and their consequences. The tion requires different computational tasks belonging to separate security domains to be isolated from each other and prevented from reading each other's memory. In modern computer architectures this is typically achieved via herior

cess a p add dress the convenience of simulating a memory space much

### Impacts of L1TF on SGX

- Broken isolation guarantees
- Distrustful remote attestation, thus ecosystem
  - Leaking secrets from architectural enclaves (e.g., quoting/launching)
  - Emulator vs. SGX

## Defense: L1TF against SGX

- Immediate steps (via microcode update):
  - Flushing L1 on EEXIT/AEX
  - Disabling hyperthreading
- Q. What should we do to address this issue more fundamentally?
- Q. What's the right way to prevent further issues?

### Outline

- Threat model / assumption
- Traditional attack vectors
- New attack vectors
- On-going approaches
- Summary

# On-going Projects for Defenses (collaborating with MS and Intel)

- 1) Multifaceted side-channel attack (under review)
- 2) Hardware-based fault isolation (on-going)
  - Seeking a better HW abstraction to contain faults (i.e., ideal interface to replace ad-hoc TSX)
- 3) Loading-time synthesis (on-going)
  - Addressing side-channel at loading time, depending on the execution environment at end points (i.e., compositing SW-based schemes without conflicts)

#### PRIDWIN: Load-time Synthesis



### PRIDWIN: Load-time Synthesis



#### PRIDWIN: Load-time Synthesis



### Summary



- Intel SGX is a practical, promising building block to write a secure program
- Intel SGX has unusually strong threat model, opening up unexpected attacks
- Today's Talk: Recent Attack/Defense of Intel SGX

#### Summary



#### It's not future technology; it's already everywhere!

