## Breaking Kernel Address Space Layout Randomization (KASLR) with Intel TSX

Yeongjin Jang, Sangho Lee, and Taesoo Kim

Georgia Institute of Technology

## Kernel Address Space Layout Randomization (KASLR)

- A statistical mitigation for memory corruption exploits
- Randomize address layout per each boot
  - Efficient (<5% overhead)
- Attacker should guess where code/data are located for exploit.
  - In Windows, a successful guess rate is 1/8192.



 To escalate privilege to root through a kernel exploit, attackers want to call commit\_creds(prepare\_kernel\_creds(0)).

```
// full-nelson.c
static int __attribute__((regparm(3)))
aetroot(void * file, void * vma)
Ł
    commit_creds(prepare_kernel_cred(0));
    return -1;
// https://blog.plenz.com/2013-02/privilege-escalation-kernel-exploit.html
int privesc(struct sk_buff *skb, struct nlmsghdr *nlh)
{
   commit_creds(prepare_kernel_cred(0));
    return 0;
}
```

• KASLR changes kernel symbol addresses every boot.

• KASLR changes kernel symbol addresses every boot.

• KASLR changes kernel symbol addresses every boot.

[blue9057@pt ~\$] sudo cat /proc/kallsyms | grep ' commit\_creds\| prepare\_kernel'
ffffffbd0a3bd0 T commit\_creds
ffffffbd0a3fc0 T prepare\_kernel\_cred

### KASLR Makes Attacks Harder

- KASLR introduces an additional bar to exploits
  - Finding an information leak vulnerability

 $\Pr[ \exists Memory Corruption Vuln ]$ 

• Both attackers and defenders aim to detect info leak vulnerabilities.

### KASLR Makes Attacks Harder

- KASLR introduces an additional bar to exploits
  - Finding an information leak vulnerability

 $\Pr[ \exists Memory Corruption Vuln ]$ 

**Pr**[ $\exists$  information\_leak] × Pr[ $\exists$  Memory Corruption Vuln]

• Both attackers and defenders aim to detect info leak vulnerabilities.

### Is there any other way than info leak?

- Practical Timing Side Channel Attacks Against Kernel Space ASLR (Hund et al., Oakland 2013)
  - A hardware-level side channel attack against KASLR
  - No information leak vulnerability in OS is required

















- Result: Fault with TLB hit took less than 4050 cycles
  - While TLB miss took more than that...
- Limitation: Too noisy
  - Why????



- Result: Fault with TLB hit took less than 4050 cycles
  - While TLB miss took more than that...
- Limitation: Too noisy
  - Why????



#### Measured Time (~4000 cycles)







## A More Practical Side Channel Attack on KASLR

- The DrK Attack: We present a practical side channel attack on KASLR
  - De-randomizing Kernel ASLR (this is where DrK comes from)
- Exploit Intel TSX for eliminate the noise from OS
  - Distinguish mapped and unmapped pages
  - Distinguish executable and non-executable pages

• TSX: relaxed but faster way of handling synchronization

```
int status = 0;
if( (status = _xbegin()) == _XBEGIN_STARTED) {
```

```
// atomic region
try_atomic_operation();
```

```
_xend();
   // atomic region end
}
else {
```

```
// if failed,
handle_abort();
```

• TSX: relaxed but faster way of handling synchronization

```
// atomic region
try_atomic_operation();
```

```
_xend();
   // atomic region end
}
else {
```

```
// if failed,
handle_abort();
```

• TSX: relaxed but faster way of handling synchronization



### • TSX: relaxed but faster way of handling synchronization



## Transaction Aborts If Exist any of a Conflict

```
int status = 0;
if( (status = _xbegin()) == _XBEGIN_STARTED) {
```

```
// atomic region
try_atomic_operation();
```

```
_xend();
   // atomic region end
}
else {
```

}

```
// if failed,
handle_abort();
Run If Transaction Aborts
```

- Condition of Conflict
  - Thread races
  - Cache eviction (L1 write/L3 read)
  - Interrupt
    - Context Switch (timer)
    - Syscalls
  - Exceptions
    - Page Fault
    - General Protection
    - Debugging
    - ...

### Transaction Aborts If Exist any of a Conflict

```
int status = 0;
if( (status = _xbegin()) == _XBEGIN_STARTED) {
```

```
// atomic region
try_atomic_operation();
```

```
_xend();
// atomic region end
}
else {
    // if failed,
    handle_abort();
}
```

- Abort Handler of TSX
  - Suppress all sync. exceptions
    - E.g., page fault
  - Do not notify OS
    - Just jump into abort\_handler()

No Exception delivery to the OS! (returns quicker, so less noisy than OS exception handler)

### Reducing Noise with Intel TSX

#### Measured Time (~ 4000 cycles)





**OS Handling Noise** 

## Reducing Noise with Intel TSX

#### Measured Time (~ 4000 cycles)



Measured Time (~ 180 cycles)

← Timing Side Channel (~ 40 cycles)

User CPU L B

Not involving OS, Less noisy! User Execution
CPU Exception
TLB Side Channel
OS Execution

```
uint64_t time_begin, time_diff;
int status = 0;
int *p = (int*)0xfffffff80000000; // kernel addresss
time_begin = __rdtscp();
if((status = _xbegin()) == _XBEGIN_STARTED) {
    // TSX transaction
    *p; // read access
    // or,
    ((int(*)())p)(); // exec access
}
else {
    // abort handler
    time_diff = __rdtscp() - time_begin;
}
```

```
uint64_t time_begin, time_diff;
int status = 0;
int *p = (int*)0xfffffff80000000; // kernel addresss
time_begin = __rdtscp(); <--</pre>
                                                                1. Timestamp at the beginning
if((status = _xbegin()) == _XBEGIN_STARTED) {
    // TSX transaction
    *p; // read access
    // or,
    ((int(*)())p)(); // exec access
}
else {
    // abort handler
    time_diff = __rdtscp() - time_begin;
}
```

```
uint64_t time_begin, time_diff;
int status = 0;
int *p = (int*)0xfffffff80000000; // kernel addresss
time_begin = __rdtscp(); 
                                                                1. Timestamp at the beginning
if((status = _xbegin()) == _XBEGIN_STARTED) {
    // TSX transaction
    *p; // read access
                                                                2. Access kernel memory within
                                                                the TSX region (always aborts)
    // or,
    ((int(*)())p)(); // exec access
else {
    // abort handler
    time_diff = __rdtscp() - time_begin;
}
```

```
uint64_t time_begin, time_diff;
int status = 0;
int *p = (int*)0xfffffff80000000; // kernel addresss
time_begin = __rdtscp(); +
                                                                 1. Timestamp at the beginning
if((status = _xbegin()) == _XBEGIN_STARTED) {
    // TSX transaction
    *p; // read access
                                                                 2. Access kernel memory within
                                                                 the TSX region (always aborts)
    // or,
    ((int(*)())p)(); // exec access
else {
    // abort handler
    time_diff = __rdtscp() - time_begin; --
                                                                3. Measure timing at abort handler
}
```

```
uint64_t time_begin, time_diff;
int status = 0;
int *p = (int*)0xfffffff80000000; // kernel addresss
time_begin = __rdtscp(); +
                                                                 1. Timestamp at the beginning
if((status = _xbegin()) == _XBEGIN_STARTED) {
    // TSX transaction
                                                                 2. Access kernel memory within
    *p; // read access
                                                                 the TSX region (always aborts)
    // or,
    ((int(*)())p)(); // exec access
                                                           Processor directly calls the handler
else {
                                                           OS handling path is not involved
    // abort handler
                                                                3. Measure timing at abort handler
    time_diff = __rdtscp() - time_begin; +
}
```

## Measuring Timing Side Channel

- Mapped / Unmapped kernel addresses (across 4 CPUs)
  - Ran 1000 iterations for the probing, minimum clock on 10 runs

Processor	Mapped Page	Unmapped Page
i7-6700K (4.0Ghz)	209	240 ( <mark>+31</mark> )
i5-6300HQ (2.3Ghz)	164	188 ( <mark>+24</mark> )
i7-5600U (2.6Ghz)	149	173 ( <mark>+24</mark> )
E3-1271v3 (3.6Ghz)	177	195 ( <mark>+18</mark> )

• Mapped page always faults faster
## Measuring Timing Side Channel

- Executable / Non-executable kernel addresses
  - Ran 1000 iterations for the probing, minimum clock on 10 runs

Processor	Executable Page	Non-exec Page
i7-6700K (4.0Ghz)	181	226 ( <mark>+45</mark> )
i5-6300HQ (2.3Ghz)	142	178 ( <mark>+36</mark> )
i7-5600U (2.6Ghz)	134	164 ( <mark>+30</mark> )
E3-1271v3 (3.6Ghz)	159	189 ( <mark>+30</mark> )

• Executable page always faults faster

## **Clear Timing Channel**



#### Attack on Various OSes

#### • Attack Targets

- DrK is hardware side-channel attack
  - The mechanism is independent to OS
- We target popular OSes: Linux, Windows, and macOS
- Attack Types
  - Type 1: Revealing mapping status of each page (X / NX / U)
  - Type 2: Finer-grained module detection

#### Attack on Various OSes

- Type 1: Revealing mapping status of each page
  - Try to reveal the mapping status per each page in the area
    - X (executable) / NX (Non-executable) / U (unmapped)

0xffffffc0278000-0xfffffffc027d000 U 0xfffffffc027d000-0xfffffffc0281000 X 0xfffffffc0281000-0xfffffffc0285000 NX 0xfffffffc0285000-0xfffffffc0289000 U 0xfffffffc0289000-0xfffffffc028b000 X 0xfffffffc028b000-0xfffffffc028e000 NX 0xfffffffc028e000-0xfffffffc0293000 U 0xfffffffc0293000-0xfffffffc02b7000 X 0xfffffffc02b7000-0xfffffffc02e9000 NX 0xfffffffc02e9000-0xfffffffc02ea000 U 0xfffffffc02ea000-0xfffffffc02ea000 U

#### Attack on Various OSes

- Type 2: Finer-grained module detection
  - Section-size Signature
    - Modules are allocated in fixed size of X/NX sections if the attacker knows the binary file
  - Example
    - If the size of executable map is 0x4000, and the size of nonexecutable section is 0x4000, then it is libahci!



[blue9057@sgx-Inspiron-7559 (master) ~/drk/linux\$]

I

### **Result Summary**

- Linux: 100% of accuracy around 0.1 second
- Windows: 100% for M/U in 5 sec, 99.28% for X/NX for 45 sec
- OS X: 100% for detecting ASLR slide, in 31ms
- Linux on Amazon EC2: 100% of accuracy in 3 seconds

# Timing Side Channel (M/U)

#### • For Mapped / Unmapped addresses

• Measured performance counters (on 1,000,000 probing)

Perf. Counter	Mapped Page	Unmapped Page	Description
dTLB-loads	3,021,847	3,020,243	
dTLB-load-misses	84	2,000,086	TLB-miss on U
Observed Timing	209 (fast)	240 (slow)	

- dTLB hit on mapped pages, but not for unmapped pages.
  - Timing channel is generated by dTLB hit/miss

# Timing Side Channel (M/U)

#### • For Mapped / Unmapped addresses

• Measured performance counters (on 1,000,000 probing)

Perf. Counter	Mapped Page	Unmapped Page	Description
dTLB-loads	3,021,847	3,020,243	
dTLB-load-misses	84	2,000,086	TLB-miss on U
Observed Timing	209 (fast)	240 (slow)	

- dTLB hit on mapped pages, but not for unmapped pages.
  - Timing channel is generated by dTLB hit/miss

Probing an unmapped page took 240 cycles





Probing an unmapped page took 240 cycles





PML1

PML1

PML1

PTE

Probing an unmapped page took 240 cycles



Probing an unmapped page took 240 cycles



Page fault!

Probing an unmapped page took 240 cycles



Always do page table walk (slow)





#### On the first access, 240 cycles



PML1

PML1

PML1

PTE





54



Page fault!

On the second access, 209 cycles





On the second access, 209 cycles





On the second access, 209 cycles



On the second access, 209 cycles



No page table walk on the second access (fast)

# Timing Side Channel (X/NX)

- For Executable / Non-executable addresses
  - Measured performance counters (on 1,000,000 probing)

Perf. Counter	Exec Page	Non-exec Page	Unmapped Page
iTLB-loads (hit)	590	1,000,247	272
iTLB-load-misses	31	12	1,000,175
Observed Timing	181 (fast)	<mark>226</mark> (slow)	<mark>226</mark> (slow)

- Point #1: iTLB hit on Non-exec, but it is slow (226) why?
- iTLB is not the origin of the side channel

# Timing Side Channel (X/NX)

- For Executable / Non-executable addresses
  - Measured performance counters (on 1,000,000 probing)

Perf. Counter	Exec Page	Non-exec Page	Unmapped Page
iTLB-loads (hit)	590	1,000,247	272
iTLB-load-misses	31	12	1,000,175
Observed Timing	181 (fast)	226 (slow)	226 (slow)

- Point #1: iTLB hit on Non-exec, but it is slow (226) why?
- iTLB is not the origin of the side channel

# Timing Side Channel (X/NX)

- For Executable / Non-executable addresses
  - Measured performance counters (on 1,000,000 probing)

Perf. Counter	Exec Page	Non-exec Page	Unmapped Page
iTLB-loads (hit)	590	1,000,247	272
iTLB-load-misses	31	12	1,000,175
Observed Timing	181 (fast)	<mark>226</mark> (slow)	226 (slow)

- Point #2: iTLB does not even hit on Exec page, while NX page hits iTLB
- iTLB did not involve in the fast path
  - Is there any cache that does not require address translation?

#### Intel Cache Architecture



registered by Intel Corporation

### Intel Cache Architecture

- L1 instruction cache
  - Virtually-indexed, Physically-tagged cache (requires TLB access)
  - Caches actual x86/x64 opcode



#### Intel Cache Architecture

- Decoded i-cache
  - An instruction will be decoded as micro-ops (RISC-like instruction)
  - Decoded i-cache stores micro-ops
  - Virtually-indexed, Virtually-tagged cache (no TLB access)



On the second access, 226 cycles





On the second access, 226 cycles



PML1

PML1

PML1

PTE

On the second access, 226 cycles



On the second access, 226 cycles



Page fault!

On the second access, 226 cycles



Always do page table walk (slow)

## Path for an Executable Page

On the first access

![](_page_70_Figure_2.jpeg)

PTE

## Path for an Executable Page

![](_page_71_Figure_1.jpeg)

PTE
#### On the first access





On the first access



On the first access



#### Insufficient privilege, fault!

On the first access



Insufficient privilege, fault!

On the first access



Insufficient privilege, fault!





On the second access, 181 cycles



PTE



Insufficient privilege, fault!

On the second access, 181 cycles



Insufficient privilege, fault! No TLB access, No page table walk (fast)

On the second access, 226 cycles



PTE

On the second access, 226 cycles



PTE







On the second access, 226 cycles



If no page table walk, it should be faster than unmapped (but not!)

• TLB is not a coherent cache in Intel Architecture

• TLB is not a coherent cache in Intel Architecture

TL Ox	B ff01->0x0010, <mark>NX</mark>	

1. Core 1 sets 0xff01 as Non-executable memory

• TLB is not a coherent cache in Intel Architecture

Со	ore 1	
	TLB 0xff01->0x0010, NX	

1. Core 1 sets 0xff01 as Non-executable memory

2. Core 2 sets 0xff01 as Executable memory No coherency, do not update/invalidate TLB in Core 1

TLB 0xff01->0x0010,	

• TLB is not a coherent cache in Intel Architecture

Со	re 1	
	TLB Oxff01->0x0010, NX	

	Core
ILB	T
0xff01->0x0010, X	Oz

1. Core 1 sets 0xff01 as Non-executable memory

2. Core 2 sets 0xff01 as Executable memory No coherency, do not update/invalidate TLB in Core 1

3. Core 1 try to execute on 0xff01 -> fault by NX

• TLB is not a coherent cache in Intel Architecture

Co	re 1	
	TLB Oxff01	Execute ->0x0010, NX

Core 2 TLB Oxff01->0x0010, X 1. Core 1 sets 0xff01 as Non-executable memory

- 2. Core 2 sets 0xff01 as Executable memory No coherency, do not update/invalidate TLB in Core 1
- 3. Core 1 try to execute on 0xff01 -> fault by NX

4. Core 1 must walk through the page table The page table entry is X, update TLB, then execute!

On the second access, 226 cycles



PTE

On the second access, 226 cycles



PTE











NX, Page fault!

# Root-cause of Timing Side Channel (X/NX)

For executable / non-executable addresses

Fast Path (X)	Slow Path (NX)	Slow Path (U)
<ol> <li>Jmp into the Kernel addr</li> <li>Decoded I-cache hits</li> <li>Page fault!</li> </ol>	<ol> <li>Jmp into the kernel addr</li> <li>iTLB hit</li> <li>Protection check fails, page table walk.</li> <li>Page fault!</li> </ol>	<ol> <li>Jmp into the kernel addr</li> <li>iTLB miss</li> <li>Walks through page table</li> <li>Page fault!</li> </ol>
Cycles: <b>181</b>	Cycles: 226	Cycles: 226

Decoded i-cache generates timing side channel

#### Countermeasures?

- Modifying CPU to eliminate timing channels
  - Difficult to be realized  $\ensuremath{\mathfrak{S}}$
- Turning off TSX
  - Cannot be turned off in software manner (neither from MSR nor from BIOS)
- Coarse-grained timer?
  - A workaround could be having another thread to measure the timing indirectly (e.g., counting i++;)

#### Countermeasures?

- Using separated page tables for kernel and user processes
  - High performance overhead (~30%) due to frequent TLB flush
    - TLB flush on every copy\_to\_user()
- Fine-grained randomization
  - Compatibility issues on memory alignment, etc.
- Inserting fake mapped / executable pages between the maps
  - Adds some false positives to the DrK Attack

#### Conclusion

- Intel TSX makes cache side-channel less noisy
  - Suppress OS Exception
- Timing side channel can distinguish X / NX / U pages
  - dTLB (for Mapped & Unmapped)
  - Decoded i-cache (for eXecutable / non-executable)
  - Work across 3 different architectures, commodity OSes, and Amazon EC2
- Current KASLR is not as secure as expected

# Any Questions?

- Try DrK at
  - <u>https://github.com/sslab-gatech/DrK</u>